IEC-62856 › Documentation on design automation subjects - The Bird's-eye View of Design Languages (BVDL)
IEC-62856
-
EDITION 1.0
-
CURRENT
Document Center Inc. is an authorized dealer of IEC standards.
The following bibliographic material is provided to assist you with your purchasing decision:
The following bibliographic material is provided to assist you with your purchasing decision:
IEC/TR 62856:2013 describes features for existing design languages, as well as for enhancing and newly developing design languages belonging to the defined design processes of System on a chip (SoC) which ranges from system level design, SoC design implementation and verification, IP block creation and analog block design down to interface data preparation for manufacturing. Thirty-three design languages have been chosen and each feature of their latest version as of March 2011 is reflected in this report:
UML, Esterel, Rosetta, SystemC, SystemC-AMS, IBIS, CITI, TouchStone, BSDL, System Verilog, VHDL, Verilog HDL, UPF, CPF, e language, PSL, FSDB, SDC, DEF, Open Access, SDF, GDS II, OASIS, STIL, WGL, Verilog-A, Verilog-AMS, SPICE, VHDL-AMS, LEF, Liberty, CDL and IP-XACT.
To find similar documents by classification:
25.040 (Industrial automation systems IT applications in industry, see 35.240.50)
This document comes with our free Notification Service, good for the life of the document.
This document is available in either Paper or PDF format.
Document Number
IEC/TR 62856 Ed. 1.0 b:2013
Revision Level
EDITION 1.0
Status
Current
Publication Date
Aug. 1, 2013
Committee Number
91