ASTM-F978 › Historical Revision Information
Characterizing Semiconductor Deep Levels by Transient Capacitance Techniques, Standard Tes
The following bibliographic material is provided to assist you with your purchasing decision:
Scope
1.1 This test method covers three procedures for determining the density, activation energy, and prefactor of the exponential expression for the emission rate of deep-level defect centers in semiconductor depletion regions by transient-capacitance techniques. Procedure A is the conventional, constant voltage, deep-level transient spectroscopy (DLTS) technique in which the temperature is slowly scanned and an exponential capacitance transient is assumed. Procedure B is the conventional DLTS (Procedure A) with corrections for nonexponential transients due to heavy trap doping and incomplete charging of the depletion region. Procedure C is a more precise referee technique that uses a series of isothermal transient measurements and corrects for the same sources of error as Procedure B.
1.2 This standard does not purport to address all of the safety concerns, if any, associated with its use. It is the responsibility of the user of this standard to establish appropriate safety and health practices and determine the applicability of regulatory limitations prior to use.
Keywords
activation energy; deep levels; DLTS; semiconductor silicon; trap density; transient capacitance; ICS Number Code 29.045 (Semiconducting materials)
To find similar documents by ASTM Volume:
10.04 (Electronics; Declarable Substances in Materials; 3D Imaging Systems)
To find similar documents by classification:
29.045 (Semiconducting materials)
This document comes with our free Notification Service, good for the life of the document.
This document is available in either Paper or PDF format.
Document Number
ASTM-F978-86
Revision Level
1986 EDITION
Status
Superseded
Modification Type
Reapproval with Ed Change
Publication Date
March 27, 1986
Document Type
Test Method
Page Count
8 pages
Committee Number
F01.06